University of SaskatchewanHARVEST
  • Login
  • Submit Your Research
  • About
    • About HARVEST
    • Guidelines
    • Browse
      • All of HARVEST
      • Communities & Collections
      • By Issue Date
      • Authors
      • Titles
      • Subjects
      • This Collection
      • By Issue Date
      • Authors
      • Titles
      • Subjects
    • My Account
      • Login
      JavaScript is disabled for your browser. Some features of this site may not work without it.
      View Item 
      • HARVEST
      • Electronic Theses and Dissertations
      • Graduate Theses and Dissertations
      • View Item
      • HARVEST
      • Electronic Theses and Dissertations
      • Graduate Theses and Dissertations
      • View Item

      A LAYOUT AUTOMATOR FOR VLSI CIRCUIT DESIGN USING STANDARD CELLS

      Thumbnail
      View/Open
      Moturu_Chandra_Sekhara_Rao_1986_sec.pdf (6.715Mb)
      Date
      1986-08
      Author
      Moturu, Chandra Sekhara Rao
      Type
      Thesis
      Degree Level
      Masters
      Metadata
      Show full item record
      Abstract
      This thesis presents the development of a layout automator for VLSI circuit design using a standard cell approach. Technologies currently supported by the layout automator are NMOS and CMOS. Initially, a netlist of the circuit is written in a description language, called Netlisp. It is then processed by a modified design tool Netlist, and a flattened connectivity list of the circuit is obtained. This connectivity list, a description of the dimensions and pin locations of these cells, and a description of the interface node symbols, are then processed by the developed layout automator to obtain the corresponding layout code. The design tool is developed in three stages: placement, routing and code generation. Initial placement of the standard cells is accomplished in two passes: a sequential list placement in the first pass and a feed-through insertion in the second pass. The routing of the standard cells is also implemented in two stages: global routing and channel routing. A method of horizontal compact.ion of the layout by the edge alignment of vias in the routing region is developed and implemented in the design tool. The layout code corresponding to the circuit primitives is generated in the final stage. Currently both KIC and ABCD codes are supported.
      Degree
      Master of Science (M.Sc.)
      Department
      Electrical and Computer Engineering
      Program
      Electrical Engineering
      Supervisor
      Bolton, R. J.
      Copyright Date
      August 1986
      URI
      http://hdl.handle.net/10388/11753
      Collections
      • Graduate Theses and Dissertations
      University of Saskatchewan

      University Library

      © University of Saskatchewan
      Contact Us | Disclaimer | Privacy