University of SaskatchewanHARVEST
  • Login
  • Submit Your Work
  • About
    • About HARVEST
    • Guidelines
    • Browse
      • All of HARVEST
      • Communities & Collections
      • By Issue Date
      • Authors
      • Titles
      • Subjects
      • This Collection
      • By Issue Date
      • Authors
      • Titles
      • Subjects
    • My Account
      • Login
      JavaScript is disabled for your browser. Some features of this site may not work without it.
      View Item 
      • HARVEST
      • Electronic Theses and Dissertations
      • Graduate Theses and Dissertations
      • View Item
      • HARVEST
      • Electronic Theses and Dissertations
      • Graduate Theses and Dissertations
      • View Item

      High-Level Simulation of Multiple-Valued Logic Systems

      Thumbnail
      View/Open
      Teng_Hsiang-Yung_1996_sec.pdf (5.102Mb)
      Date
      1996-10
      Author
      Teng, Hsiang-Yeng
      Type
      Thesis
      Degree Level
      Masters
      Metadata
      Show full item record
      Abstract
      Over the past two decades, researchers have proposed a variety of circuits to implement Multiple-Valued Logic (MVL). These circuits were normally verified with PICE or similar circuit simulators. This kind of simulator provides an accurate result but is very time consuming. This thesis presents a VHDL package and cell library for high-level simulation multiple-valued Current-Mode CMOS Logic (CMCL) design. Structural descriptions of a multiple-valued CMCL design basedon this VHDL package and cell library re synthesizable by using binary logic synthesizers. Logic levels in a multiple-valued MCL system are represented in terms of current values. Conventional binary logic gates are also used inside the circuits to generate control signals for switches or outside the circuits to interface with binary logic circuits. Therefore,a VHDL package r multiple-valued CMCL must have the ability to handle both MVL current signals and binary voltage signals. An approach to estimate transistor sizes of CMCL building elements was also eveloped so as to reduce short-channel effects. Some of the conventional multiplealued CMCL operators were revised and verified with HSPICE simulation by using Northern Telecom 0.811 BiCMOS parameters. As well, sequential CMCL circuits such s current multiplexer, quantizer, and quaternary latch were examined. By using t e sequential CMCL circuits and the concept of Dynamic Current Mirror (DCAf) a quaternary CMCL counter cell was designed.
      Degree
      Master of Science (M.Sc.)
      Department
      Electrical and Computer Engineering
      Program
      Electrical Engineering
      Supervisor
      Bolton, R. J.
      Copyright Date
      October 1996
      URI
      http://hdl.handle.net/10388/11802
      Collections
      • Graduate Theses and Dissertations
      University of Saskatchewan

      University Library

      © University of Saskatchewan
      Contact Us | Disclaimer | Privacy