A Cost Shared Quantization Algorithm and its Implementation for Multi-Standard Video CODECS
| dc.contributor.advisor | Khan, Wahid A. | en_US |
| dc.contributor.committeeMember | Karki, Rajesh | en_US |
| dc.contributor.committeeMember | Bui, Francis | en_US |
| dc.contributor.committeeMember | Oguocha, Ikechukwuka N. | en_US |
| dc.creator | Das, Mousumi | en_US |
| dc.date.accessioned | 2013-03-15T12:00:14Z | |
| dc.date.available | 2013-03-15T12:00:14Z | |
| dc.date.created | 2012-12 | en_US |
| dc.date.issued | 2013-03-14 | en_US |
| dc.date.submitted | December 2012 | en_US |
| dc.description.abstract | The current trend of digital convergence creates the need for the video encoder and decoder system, known as codec in short, that should support multiple video standards on a single platform. In a modern video codec, quantization is a key unit used for video compression. In this thesis, a generalized quantization algorithm and hardware implementation is presented to compute quantized coefficient for six different video codecs including the new developing codec High Efficiency Video Coding (HEVC). HEVC, successor to H.264/MPEG-4 AVC, aims to substantially improve coding efficiency compared to AVC High Profile. The thesis presents a high performance circuit shared architecture that can perform the quantization operation for HEVC, H.264/AVC, AVS, VC-1, MPEG- 2/4 and Motion JPEG (MJPEG). Since HEVC is still in drafting stage, the architecture was designed in such a way that any final changes can be accommodated into the design. The proposed quantizer architecture is completely division free as the division operation is replaced by multiplication, shift and addition operations. The design was implemented on FPGA and later synthesized in CMOS 0.18 μm technology. The results show that the proposed design satisfies the requirement of all codecs with a maximum decoding capability of 60 fps at 187.3 MHz for Xilinx Virtex4 LX60 FPGA of a 1080p HD video. The scheme is also suitable for low-cost implementation in modern multi-codec systems. | en_US |
| dc.identifier.uri | http://hdl.handle.net/10388/ETD-2012-12-842 | en_US |
| dc.language.iso | eng | en_US |
| dc.subject | 8x8 Quantization | en_US |
| dc.subject | Transform | en_US |
| dc.subject | H.264/AVC | en_US |
| dc.subject | AVS | en_US |
| dc.subject | HEVC | en_US |
| dc.subject | VC-1 | en_US |
| dc.subject | MPEG-2/4 | en_US |
| dc.subject | MJPEG | en_US |
| dc.title | A Cost Shared Quantization Algorithm and its Implementation for Multi-Standard Video CODECS | en_US |
| dc.type.genre | Thesis | en_US |
| dc.type.material | text | en_US |
| thesis.degree.department | Electrical and Computer Engineering | en_US |
| thesis.degree.discipline | Electrical Engineering | en_US |
| thesis.degree.grantor | University of Saskatchewan | en_US |
| thesis.degree.level | Masters | en_US |
| thesis.degree.name | Master of Science (M.Sc.) | en_US |