Repository logo
 

Standard Cells for Current-Mode CMOS Multiple-Valued Logic Circuits

Date

1995

Journal Title

Journal ISSN

Volume Title

Publisher

ORCID

Type

Degree Level

Masters

Abstract

Multiple-Valued Logic (MVL) has more than two levels of logic. More information can be transmitted through a network using MVL. It is possible to implement MVL circuits to maximize the use of chip area and minimize the interconnection and pin-out problems in binary system. In today's computer world, binary logic is used to realize functional circuits in the Very Large Scale Integration (VLSI) design. Many Computer-Aided Design (CAD) tools and fabrication technologies are developed for implementing binary systems. It is desirable to design some MVL circuits using existing CAD tools and technologies. The MVL standard cell library is a collection of basic and complex MVL circuits. There are five basic MVL circuits: sum, constant, switch, threshold and current mirror. These are the basic building blocks of complex MVL circuits. The complex MVL circuits include bi-directional current mirror (BCM), current-to-voltage converter and voltage-to-current converter. The layouts of these standard cells are done in the Electric design environment using CMOS3DLM technology. Besides the standard cell layout constraints, MVL standard cells are also subject to additional constraints to allow optimal layout. These MVL basic circuits use p-type or the ntype transistors to realize the function. They do not need a complementary operation as required by binary CIVIOS gates. These MVL circuits are laid on the top or bottom halves of the cells to implement their function. This research discusses current-mode CMOS MVL design using a standard cell library that is implemented in CMOS3DLM technology. A MVL example application, an electronic MVL neuron, is realized using basic and complex MVL circuits. These circuits have been simulated using HSPICE transient analysis and fabricated in CMOS3DLM fabrication processes. The fabricated circuits are tested in order to determine the average and maximum propagation delays and functionality.

Description

Keywords

Citation

Degree

Master of Science (M.Sc.)

Department

Electrical Engineering

Program

Committee

Part Of

item.page.relation.ispartofseries

DOI

item.page.identifier.pmid

item.page.identifier.pmcid