Decimal Floating-point Fused Multiply Add with Redundant Number Systems
| dc.contributor.advisor | Ko, Seok-Bum | en_US |
| dc.contributor.committeeMember | Mehr, Aryan S. | en_US |
| dc.contributor.committeeMember | Dinh, Anh V. | en_US |
| dc.contributor.committeeMember | Chang, Chip-Hong | en_US |
| dc.contributor.committeeMember | Spiteri, Raymond J. | en_US |
| dc.creator | Han, Liu | en_US |
| dc.date.accessioned | 2014-06-21T12:00:34Z | |
| dc.date.available | 2014-06-21T12:00:34Z | |
| dc.date.created | 2013-05 | en_US |
| dc.date.issued | 2014-06-20 | en_US |
| dc.date.submitted | May 2013 | en_US |
| dc.description.abstract | The IEEE standard of decimal floating-point arithmetic was officially released in 2008. The new decimal floating-point (DFP) format and arithmetic can be applied to remedy the conversion error caused by representing decimal floating-point numbers in binary floating-point format and to improve the computing performance of the decimal processing in commercial and financial applications. Nowadays, many architectures and algorithms of individual arithmetic functions for decimal floating-point numbers are proposed and investigated (e.g., addition, multiplication, division, and square root). However, because of the less efficiency of representing decimal number in binary devices, the area consumption and performance of the DFP arithmetic units are not comparable with the binary counterparts. IBM proposed a binary fused multiply-add (FMA) function in the POWER series of processors in order to improve the performance of floating-point computations and to reduce the complexity of hardware design in reduced instruction set computing (RISC) systems. Such an instruction also has been approved to be suitable for efficiently implementing not only stand-alone addition and multiplication, but also division, square root, and other transcendental functions. Additionally, unconventional number systems including digit sets and encodings have displayed advantages on performance and area efficiency in many applications of computer arithmetic. In this research, by analyzing the typical binary floating-point FMA designs and the design strategy of unconventional number systems, ``a high performance decimal floating-point fused multiply-add (DFMA) with redundant internal encodings" was proposed. First, the fixed-point components inside the DFMA (i.e., addition and multiplication) were studied and investigated as the basis of the FMA architecture. The specific number systems were also applied to improve the basic decimal fixed-point arithmetic. The superiority of redundant number systems in stand-alone decimal fixed-point addition and multiplication has been proved by the synthesis results. Afterwards, a new DFMA architecture which exploits the specific redundant internal operands was proposed. Overall, the specific number system improved, not only the efficiency of the fixed-point addition and multiplication inside the FMA, but also the architecture and algorithms to build up the FMA itself. The functional division, square root, reciprocal, reciprocal square root, and many other functions, which exploit the Newton's or other similar methods, can benefit from the proposed DFMA architecture. With few necessary on-chip memory devices (e.g., Look-up tables) or even only software routines, these functions can be implemented on the basis of the hardwired FMA function. Therefore, the proposed DFMA can be implemented on chip solely as a key component to reduce the hardware cost. Additionally, our research on the decimal arithmetic with unconventional number systems expands the way of performing other high-performance decimal arithmetic (e.g., stand-alone division and square root) upon the basic binary devices (i.e., AND gate, OR gate, and binary full adder). The proposed techniques are also expected to be helpful to other non-binary based applications. | en_US |
| dc.identifier.uri | http://hdl.handle.net/10388/ETD-2013-05-1044 | en_US |
| dc.language.iso | eng | en_US |
| dc.subject | Computer Arithmetic | en_US |
| dc.subject | Decimal Floating-point | en_US |
| dc.subject | Fused Multiply Add | en_US |
| dc.subject | Redundant Number System | en_US |
| dc.title | Decimal Floating-point Fused Multiply Add with Redundant Number Systems | en_US |
| dc.type.genre | Thesis | en_US |
| dc.type.material | text | en_US |
| thesis.degree.department | Electrical and Computer Engineering | en_US |
| thesis.degree.discipline | Electrical Engineering | en_US |
| thesis.degree.grantor | University of Saskatchewan | en_US |
| thesis.degree.level | Doctoral | en_US |
| thesis.degree.name | Doctor of Philosophy (Ph.D.) | en_US |