FPGA based reconfigurable body area network using Nios II and uClinux
| dc.contributor.advisor | Bui, Francis M. | en_US |
| dc.contributor.advisor | Bolton, Ron J. | en_US |
| dc.creator | Voykin, Anthony | en_US |
| dc.date.accessioned | 2013-05-04T12:00:29Z | |
| dc.date.available | 2013-05-04T12:00:29Z | |
| dc.date.created | 2013-04 | en_US |
| dc.date.issued | 2013-05-03 | en_US |
| dc.date.submitted | April 2013 | en_US |
| dc.description.abstract | This research is focused on identifying an appropriate design for a reconfigurable Body Area Network (BAN). In order to investigate the benefits and drawbacks of the proposed design, a BAN system prototype was built. This system consists of two distinct node types: a slave node and a master node. These nodes communicate using ZigBee radio transceivers. The microcontroller-based slave node acquires sensor data and transmits digitized samples to the master node. The master node is FPGA-based and runs uClinux on a soft-core microcontroller. The purpose of the master node is to receive, process and store digitized sensor data. In order to verify the operation of the BAN system prototype and demonstrate reconfigurability, a specific application was required. Pattern recognition in electrocardiogram (ECG) data was the application used in this work and the MIT-BIH Arrhythmia Database was used as the known data source for verification. A custom test platform was designed and built for the purpose of injecting data from the MIT-BIH Arrhythmia Database into the BAN system. The BAN system designed and built in this work demonstrates the ability to record raw ECG data, detect R-peaks, calculate and record R-R intervals, detect premature ventricular and atrial contractions. As this thesis will identify, many aspects of this BAN system were designed to be highly reconfigurable allowing it to be used for a wide range of BAN applications, in addition to pattern recognition of ECG data. | en_US |
| dc.identifier.uri | http://hdl.handle.net/10388/ETD-2013-04-1020 | en_US |
| dc.language.iso | eng | en_US |
| dc.subject | Body Area Network | en_US |
| dc.subject | Reconfigurable | en_US |
| dc.subject | FPGA | en_US |
| dc.subject | Nios | en_US |
| dc.subject | uClinux | en_US |
| dc.title | FPGA based reconfigurable body area network using Nios II and uClinux | en_US |
| dc.type.genre | Thesis | en_US |
| dc.type.material | text | en_US |
| thesis.degree.department | Electrical and Computer Engineering | en_US |
| thesis.degree.discipline | Electrical Engineering | en_US |
| thesis.degree.grantor | University of Saskatchewan | en_US |
| thesis.degree.level | Masters | en_US |
| thesis.degree.name | Master of Science (M.Sc.) | en_US |