A low-power quadrature digital modulator in 0.18um CMOS
| dc.contributor.advisor | Teng, Hsiang-Yung (Daniel) | en_US |
| dc.contributor.committeeMember | Saadat Mehr, Aryan | en_US |
| dc.contributor.committeeMember | Dinh, Anh van | en_US |
| dc.contributor.committeeMember | Chen, Li | en_US |
| dc.contributor.committeeMember | Burton, Richard T. | en_US |
| dc.creator | Hu, Song | en_US |
| dc.date.accessioned | 2007-04-05T13:32:11Z | en_US |
| dc.date.accessioned | 2013-01-04T04:28:13Z | |
| dc.date.available | 2007-04-09T08:00:00Z | en_US |
| dc.date.available | 2013-01-04T04:28:13Z | |
| dc.date.created | 2007-04 | en_US |
| dc.date.issued | 2007-04-09 | en_US |
| dc.date.submitted | April 2007 | en_US |
| dc.description.abstract | Quadrature digital modulation techniques are widely used in modern communication systems because of their high performance and flexibility. However, these advantages come at the cost of high power consumption. As a result, power consumption has to be taken into account as a main design factor of the modulator.In this thesis, a low-power quadrature digital modulator in 0.18um CMOS is presented with the target system clock speed of 150 MHz. The quadrature digital modulator consists of several key blocks: quadrature direct digital synthesizer (QDDS), pulse shaping filter, interpolation filter and inverse sinc filter. The design strategy is to investigate different implementations for each block and compare the power consumption of these implementations. Based on the comparison results, the implementation that consumes the lowest power will be chosen for each block. First of all, a novel low-power QDDS is proposed in the thesis. Power consumption estimation shows that it can save up to 60% of the power consumption at 150 MHz system clock frequency compared with one conventional design. Power consumption estimation results also show that using two pulse shaping blocks to process I/Q data, cascaded integrator comb (CIC) interpolation structure, and inverse sinc filter with modified canonic signed digit (MCSD) multiplication consume less power than alternative design choices. These low-power blocks are integrated together to achieve a low-power modulator. The power consumption estimation after layout shows that it only consumes about 95 mW at 150 MHz system clock rate, which is much lower than similar commercial products. The designed modulator can provide a low-power solution for various quadrature modulators. It also has an output bandwidth from 0 to 75 MHz, configurable pulse shaping filters and interpolation filters, and an internal sin(x)/x correction filter. | en_US |
| dc.identifier.uri | http://hdl.handle.net/10388/etd-04052007-133211 | en_US |
| dc.language.iso | en_US | en_US |
| dc.subject | CMOS integrated circuits | en_US |
| dc.subject | quadrature modulator | en_US |
| dc.subject | low-power | en_US |
| dc.title | A low-power quadrature digital modulator in 0.18um CMOS | en_US |
| dc.type.genre | Thesis | en_US |
| dc.type.material | text | en_US |
| thesis.degree.department | Electrical Engineering | en_US |
| thesis.degree.discipline | Electrical Engineering | en_US |
| thesis.degree.grantor | University of Saskatchewan | en_US |
| thesis.degree.level | Masters | en_US |
| thesis.degree.name | Master of Science (M.Sc.) | en_US |